## Abstract

A liquid crystal display including a gate driver driving gate lines on a liquid crystal display panel, a timing controller controlling the gate driver, and a masking part selectively intercepting a gate output enable signal corresponding to an abnormal state of a gate high voltage, wherein the gate output enable signal is supplied to the gate driver from the timing controller.